Characterization of Context Switch Effects on L2 Cache
نویسنده
چکیده
EKER, ABDULAZIZ. Characterization of Context Switch Effects on L2 Cache. (Under the direction of Dr. Yan Solihin.) Multitasking is common in most systems. In order to use the processor resources efficiently, a multitasking system schedules processes to run for certain intervals by switching (saving and restoring) their contexts. However, since processes bring their own data to the cache when they are running, context switching causes each process to suffer from more cache misses. The behavior of L2 cache misses due to context switches activities under different cache configurations, working-set sizes, and process priorities has not been sufficiently investigated. Analysis of this behavior will give insights about the reasons and ways to mitigate these misses. The first contribution of this paper is the characterization of how context switch misses at the L2 cache is affected by process priorities. The paper also characterizes the context switch effect with various cache configurations, including the size and associativity of the cache. Finally, it defines two types of misses that occur due to context switches. Replacement context switch misses occur when a process’ working set is replaced by an interfering process. Reorder context switch misses occur due to reordering of lines by an interfering process, i.e. moving lines from more recently used to less recently used position. Through the characterization, we found that the number of context switch misses significantly increases with lower priorities. On average, on a Linux operating system, a process with the lowest priority suffers 15.4× more L2 cache misses due to the context switch effect compared to when time-sharing is not used, while the process with a relatively higher priority suffers only 1.2× more misses. In addition, we observed that the impact of context switch is affected more by the priority of the process itself, rather than the priority of the interfering process. We also observed that reorder context switch misses increase with higher associativity. Finally, the context switch effect is strongest when a process’ working set size is close to the cache size. Characterization of Context Switch Effects on L2 Cache
منابع مشابه
Opportunities for Cache Friendly Process Scheduling
Operating system process scheduling has been an active area of research for many years. Process scheduling decisions can have a dramatic impact on capacity and conflict misses in on-chip caches, since processes that do not share memory will compete for entries in the cache, while processes that do share memory can effectively pre-fetch blocks or warm the cache in a symbiotic fashion. In this pa...
متن کاملCorrection to RAMpage ASPLOS Paper
This paper contains corrections to published results on the RAMpage memory hierarchy. The originally published results contained erroneous values for cache miss penalties for a conventional cache architecture against which the RAMpage hierarchy was being compared. The incorrect results showed that RAMpage with context switches on misses to DRAM had similar performance to a conventional 2-way as...
متن کاملRevisiting the Cache Interference Costs of Context Switching
The high cost of context switching is one reason that operating system performance is not keeping pace with hardware improvements. Besides the cost of saving and restoring registers, another component of context switch cost is the cache interference between multiple processes sharing the same cache. We measured kernel on user, user on kernel, and user on user cache interference from context swi...
متن کاملAn Analysis of Cache Sharing in Chip Multiprocessors
We present the effects of L1 and L2 cache sharing on cache miss rates, cache line invalidations, and constuctive and destructive interference. The most important finding of this paper is that a system configuration that shares L2 caches, does not share L1 caches, and does not enforce inclusion between the L1 and L2 caches will produce the highest performance cache and communication hierarchy fo...
متن کاملA Microthreaded Chip Multiprocessor with a Vector instruction Set
This paper describes a microthreaded, multiprocessor and presents simulations from a single processor implementation. The microthreaded approach obtains threads from a single context and exploits both vector and instruction level parallelism (ILP). Threaded code can be generated from sequential code, where loops may be transformed into families of, possibly dependent, concurrent threads. Instru...
متن کامل